SyterKit
0.4.0.x
SyterKit is a bare-metal framework
Loading...
Searching...
No Matches
include
drivers
chips
sun20iw1
reg-ncat.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: GPL-2.0+ */
2
3
#ifndef __SUN20IW1_REG_NCAT_H__
4
#define __SUN20IW1_REG_NCAT_H__
5
6
/*CPUX*/
7
#define SUNXI_CPUXCFG_BASE (0x08100000)
8
9
/*sys ctrl*/
10
#define SUNXI_TIMER_BASE (0x02050000)
11
#define SUNXI_CCM_BASE (0x02001000)
12
#define SUNXI_PIO_BASE (0x02000000)
13
#define SUNXI_SPC_BASE (0x02000800)
14
#define SUNXI_SYSCRL_BASE (0x03000000)
15
#define SUNXI_DMA_BASE (0x03002000)
16
#define SUNXI_SID_BASE (0x03006000)
17
#define SUNXI_SID_SRAM_BASE (0x03006200)
18
19
#define SUNXI_WDOG_BASE (0x020500A0)
20
21
#define SUNXI_CE_BASE (0x03040000)
22
#define SUNXI_SS_BASE SUNXI_CE_BASE
23
24
#define SUNXI_SMC_BASE (0x03007000)
25
26
/*storage*/
27
#define SUNXI_SMHC0_BASE (0x04020000)
28
#define SUNXI_SMHC1_BASE (0x04021000)
29
#define SUNXI_SMHC2_BASE (0x04022000)
30
31
/*noraml*/
32
#define SUNXI_UART0_BASE (0x02500000)
33
#define SUNXI_UART1_BASE (0x02500400)
34
#define SUNXI_UART2_BASE (0x02500800)
35
#define SUNXI_UART3_BASE (0x02500C00)
36
37
#define SUNXI_TWI0_BASE (0x02502000)
38
#define SUNXI_TWI1_BASE (0x02502400)
39
40
#define SUNXI_SPI0_BASE (0x04025000)
41
#define SUNXI_SPI1_BASE (0x04026000)
42
#define SUNXI_SPIF_BASE (0x04f00000)
43
44
/*physical key*/
45
#define SUNXI_GPADC_BASE (0x02009000)
46
#define SUNXI_LRADC_BASE (0x02009800)
47
#define SUNXI_KEYADC_BASE SUNXI_LRADC_BASE
48
49
/*cpus*/
50
#define SUNXI_RTC_BASE (0x07090000)
51
#define SUNXI_AUDIO_CODEC (0x02030000)
52
#define SUNXI_CPUS_CFG_BASE (0x07000400)
53
#define SUNXI_RCPUCFG_BASE (SUNXI_CPUS_CFG_BASE)
54
#define SUNXI_RPRCM_BASE (0x07010000)
55
#define SUNXI_RPWM_BASE (0x07020c00)
56
#define SUNXI_RPIO_BASE (0x07022000)
57
#define SUNXI_R_PIO_BASE SUNXI_RPIO_BASE
58
#define SUNXI_RTWI_BASE (0x07020800)
59
#define SUNXI_RRSB_BASE (0x07083000)
60
#define SUNXI_RSB_BASE SUNXI_RRSB_BASE
61
#define SUNXI_RTWI_BRG_REG (SUNXI_RPRCM_BASE + 0x019c)
62
#define SUNXI_RTWI0_RST_BIT (16)
63
#define SUNXI_RTWI0_GATING_BIT (0)
64
#define SUNXI_RST_BIT (16)
65
#define SUNXI_GATING_BIT (0)
66
67
#define SUNXI_RTC_DATA_BASE (SUNXI_RTC_BASE + 0x100)
68
#define AUDIO_CODEC_BIAS_REG (SUNXI_AUDIO_CODEC + 0x320)
69
#define AUDIO_POWER_REG (SUNXI_AUDIO_CODEC + 0x348)
70
#define SUNXI_VER_REG (SUNXI_SYSCRL_BASE + 0x24)
71
72
#define RES_CAL_CTRL_REG (SUNXI_RPRCM_BASE + 0X310)
73
#define ANA_PWR_RST_REG (SUNXI_RPRCM_BASE + 0X254)
74
75
#define VDD_ADDA_OFF_GATING (9)
76
#define CAL_ANA_EN (1)
77
#define CAL_EN (0)
78
79
#define RVBARADDR0_L (SUNXI_CPUXCFG_BASE + 0x40)
80
#define RVBARADDR0_H (SUNXI_CPUXCFG_BASE + 0x44)
81
82
#define SRAM_CONTRL_REG0 (SUNXI_SYSCRL_BASE + 0x0)
83
#define SRAM_CONTRL_REG1 (SUNXI_SYSCRL_BASE + 0x4)
84
85
/* rtc check power off */
86
#define FORCE_DETECTER_OUTPUT (1 << 7)
87
#define VCCIO_THRESHOLD_VOLTAGE_2_5 (0 << 4)
88
#define VCCIO_THRESHOLD_VOLTAGE_2_6 (1 << 4)
89
#define VCCIO_THRESHOLD_VOLTAGE_2_7 (2 << 4)
90
#define VCCIO_THRESHOLD_VOLTAGE_2_8 (3 << 4)
91
#define VCCIO_THRESHOLD_VOLTAGE_2_9 (4 << 4)
92
#define VCCIO_THRESHOLD_VOLTAGE_3_0 (5 << 4)
93
#define VCCIO_DET_BYPASS_EN (1 << 0)
94
95
#endif
// __SUN20IW1_REG_NCAT_H__
Generated by
1.9.8
1.9.8